# Equivalence checking of quantum circuits via intermediary matrix product operator

Aaron Sander <sup>(1)</sup>,<sup>1,\*</sup> Lukas Burgholzer <sup>(1)</sup>,<sup>2,†</sup> and Robert Wille <sup>(1)</sup>,<sup>2,3,‡</sup> <sup>1</sup>Chair for Design Automation, Technical University of Munich, Munich, Germany <sup>2</sup>Munich Quantum Software Company GmbH, Garching near Munich, Germany <sup>3</sup>Software Competence Center Hagenberg GmbH (SCCH), Hagenberg, Austria

(Received 16 October 2024; accepted 29 May 2025; published 13 June 2025)

As quantum computing advances, the complexity of quantum circuits is rapidly increasing, driving the need for robust methods to aid in their design. Equivalence checking plays a vital role in identifying errors that may arise during compilation and optimization of these circuits and is a critical step in quantum circuit verification. In this work, we introduce a method based on matrix product operators (MPOs) for determining the equivalence of quantum circuits. Our approach contracts tensorized quantum gates from two circuits into an intermediary MPO, exploiting their reversibility to determine their equivalence or nonequivalence. Our results show that this method offers significant scalability improvements over existing methods, with polynomial scaling in circuit width and depth for the practical use cases we explore. We expect that this work to set a standard for scalable equivalence checking of quantum circuits and will become a crucial tool for the validation of increasingly complex quantum systems.

DOI: 10.1103/3q71-y8cf

# I. INTRODUCTION

Real quantum devices are constrained by limitations in gate sets, topologies, and noise characteristics, making the direct execution of ideal quantum algorithms impractical. Consequently, algorithms must undergo multiple layers of transformation, including compilation to available gate sets, mapping onto the architecture's topology, and optimization to minimize circuit depth and qubit usage. Each stage in this process introduces the potential for errors, leading to circuits that may fail to correctly represent the intended algorithm [1]. As quantum circuits grow in size, particularly with the advent of fault-tolerant quantum computing, these challenges will be further compounded by increased circuit depth and complexity. Without robust methods to identify and mitigate such errors, we risk a design gap, where quantum hardware advances, but the ability to reliably develop large-scale, executable algorithms lags behind. This underscores the pressing need for effective debugging tools to ensure that quantum circuits meet their intended functionality at each step of the development process [2].

Fortunately, the development of classical computing provides valuable lessons that can be leveraged to advance the design, verification, and debugging of quantum algorithms. In classical computing, formal equivalence checking has become an essential tool in electronic design automation, used to ensure that digital integrated circuits represent the same logical functionality, i.e., the same truth table [3]. Drawing inspiration from this, we turn our focus to quantum circuits, aiming to verify whether two circuits implement the same unitary operation—a process known as equivalence checking.

Determining whether two quantum circuits are equivalent is a QMA-complete problem (Quantum Merlin Arthur, i.e., the quantum analogue of NP problems in classical computing) [4], requiring the development of advanced methods that not only operate efficiently in subexponential time but also scale effectively as quantum algorithms grow in complexity. Previous approaches to equivalence checking, such as those using ZX-calculus, decision diagrams (DDs), or tensor decision diagrams (TDDs), face significant challenges in scalability. In this work, we introduce an equivalence checking method based on tensor networks-specifically, tensorized quantum circuits and matrix product operators (MPOs), a leading framework for simulating quantum many-body systems [5–7]. Tensor networks offer a promising path to enhance the scalability of equivalence checking, allowing for error detection in larger circuits and supporting the development of more complex quantum algorithms. Furthermore, this approach leverages decades of established techniques in tensor networks, bringing a wealth of theoretical and practical knowledge to the equivalence checking problem.

To check the equivalence of two quantum circuits, we utilize an intermediary MPO to compare tensorized versions of the circuits. Given two circuits, G and G', the equivalence can be determined by computing  $GG'^{\dagger}$  and comparing it to the *n*-qubit identity operator,  $I_n$ . If  $GG'^{\dagger}$  is approximately equal to  $I_n$  (within a specified precision), the circuits are equivalent; otherwise, they are nonequivalent.

<sup>\*</sup>Contact author: aaron.sander@tum.de

<sup>&</sup>lt;sup>†</sup>Contact author: lukas.burgholzer@tum.de

<sup>&</sup>lt;sup>‡</sup>Contact author: robert.wille@tum.de

Published by the American Physical Society under the terms of the Creative Commons Attribution 4.0 International license. Further distribution of this work must maintain attribution to the author(s) and the published article's title, journal citation, and DOI.

In our proposed method, an MPO representing  $I_n$  is positioned between the two circuits, and gates from G and  $G'^{\dagger}$  are contracted into the MPO using an alternating scheme,  $G \rightarrow I_n \leftarrow G'^{\dagger}$ , to exploit the desired equivalence property. This process resembles a double-sided time-evolving block decimation (TEBD) algorithm [8–10], where gates are applied in a two-qubit temporal zone to neighboring qubit pairs, enhancing computational efficiency and minimizing the growth of bond dimensions—especially when the circuits are equivalent or near equivalent. Once all gates are contracted into the intermediary MPO, the equivalence of G and G' is evaluated by calculating the Frobenius norm of the resulting MPO  $GG'^{\dagger}$  based on its trace.

Our evaluations demonstrate that this method outperforms the current state of the art in equivalence checking, particularly in detecting nonequivalence. Notably, the method scales efficiently with both circuit width and depth when comparing quantum circuits that are closely related, such as when one circuit is derived from the other through compilation with minor errors. While equivalence checking remains a QMA-complete problem, making it intractable for arbitrary circuits, our approach shows significant potential for practical use cases, where we see polynomially scaling equivalence checking for circuits of realistic size and complexity.

This paper is organized as follows. In Sec. II, we introduce the essential tensor network building blocks, including basic tensor operations and MPOs, aimed at readers who may be unfamiliar with tensor networks but are interested in equivalence checking. In Sec. III, we define the equivalence and identity checking problems, outlining our motivation for addressing them. We then present our algorithm for MPO-based equivalence checking in Sec. IV, first explaining the approach at a high level. In Sec. V, we detail the tensorization of quantum circuits, the application of individual gates to the intermediary MPO, and the handling of long-range gates. In Sec. VI, we provide the complete implementation strategy, which involves a spatial sweep, utilizing temporal zones of the quantum circuits, as well as the evaluation of equivalence from the resulting MPO. In Sec. VII, we introduce the experimental setup and assess the impact of the SVD threshold on our method, as well as evaluating different entanglement patterns to study scaling for both equivalent and nonequivalent circuits against other available techniques. Finally, we discuss the broader implications of our method, propose future research directions, and conclude the work in Sec. VIII.

## **II. PRELIMINARIES**

In the past decade, tensor networks have emerged as state-of-the-art computational methods for solving problems in quantum many-body physics, from fundamental theoretical challenges to the simulation of quantum circuits. This section aims to provide readers without a tensor network background with a foundation to understand the methods employed in this work. While this introduction is not exhaustive, it serves as a starting point for comprehending the techniques used in our equivalence checking method. For more in-depth treatments of tensor networks, we refer the reader to several resources [8–12]. Additionally, a visualization of the operations used throughout this work are found in Fig. 1.



FIG. 1. Basic tensor operations and the MPO structure. Each panel (a)–(e) illustrates one fundamental concept or structure. (a) Example tensor network notation for rank-1, rank-2, rank-3 tensors, (b) Contraction of a rank-2 tensor  $M_{ij}$  with a rank-1 tensor  $v_j$  [Matrix-vector multiplication, Eq. (1)], (c) Reshape of a rank-4 tensor into a rank-2 tensor and vice versa [Eq. (2)], (d) SVD of an arbitrary matrix M [Eq. (3)]; the diamond denotes the S matrix, and (e) A 3-site MPO with labeled indices, including  $\chi_i = 1$  dotted lines [Eq. (4)].

Tensors are generalizations of vectors and matrices from linear algebra to multilinear algebra. Computationally, tensors can be viewed as multidimensional arrays, with the rank of a tensor referring to the number of dimensions. Scalars, vectors, and matrices are simply rank-0, rank-1, and rank-2 tensors, respectively, while higher-dimensional arrays are referred to as rank-k tensors, where  $k \in \mathbb{N}$ . Mathematically, a rank-k tensor is indexed by k dimensions and can be visualized as a diagram with k legs extending from a central node. The symbol used to represent a tensor is arbitrary, but multiple symbols may be employed to highlight different roles in a tensor network.

Matrix multiplication can be generalized to tensor contraction, which involves summing over a shared index between two tensors. For example, the matrix-vector multiplication v' = Mv for a vector  $v \in \mathbb{C}^b$  and matrix  $M \in \mathbb{C}^{a \times b}$  is written as

$$v_i' = \sum_{j=1}^n M_{ij} v_j,\tag{1}$$

where  $v' \in \mathbb{C}^a$ , and the contraction is performed over the shared index *j*.

Just as vectors can be reshaped into matrices or vice versa, a reshape operation allows us to transform a rank-*k* tensor into a rank-*k'* tensor by combining or splitting dimensions. This operation is essential in tensor networks and is often denoted by grouping indices, such as reshaping a rank-4 tensor  $T \in \mathbb{C}^{2\times 2\times 2\times 2}$  into a rank-2 tensor  $T \in \mathbb{C}^{4\times 4}$ , written as

$$T_{ijkl} \to T_{(ij)(kl)}.$$
 (2)

Reshaping is crucial for tensor network operations, such as decomposition methods, many of which are defined only for matrices. To apply these methods to higher-rank tensors, we first reshape them into matrices, perform the decomposition, and then reshape the results back into the original form (or a desired alternative).

A key decomposition method is the singular value decomposition (SVD), which decomposes any matrix  $M \in \mathbb{C}^{a \times b}$  as

$$M_{ij} = \sum_{k=1}^{\chi} U_{ik} S_{kk} V_{kj}^{\dagger}, \qquad (3)$$

where  $U \in \mathbb{C}^{a \times \chi}$  and  $V^{\dagger} \in \mathbb{C}^{\chi \times b}$  are the left- and righteigenvector matrices and  $S \in \mathbb{R}^{\chi \times \chi}$  is a diagonal matrix of singular values, with  $\chi \leq \min(a, b)$ . This process is used extensively in tensor network methods. The total number of singular values,  $\chi$ , is referred to as the bond dimension, which represents the amount of information retained between the two parts of the tensor. Truncating  $\chi$  based on a threshold  $s_{\max}$  yields an approximate decomposition. This method is frequently used on higher-rank tensors, which are reshaped into matrices, decomposed using the SVD, and then contracted or reshaped back into tensors.

The SVD allows for the decomposition of a matrix representing a quantum operator into a tensor train representation known as an MPO [5–7]. A global operation acting on *n* qubits,  $g \in \mathbb{C}^{2^n \times 2^n}$ , can be expressed as an MPO composed of *n* rank-4 tensors:

$$W_{q_1,\dots,q_n}^{q'_1,\dots,q'_n} = \sum_{a_0,\dots,a_n=1}^{\chi_i} \prod_{i=1}^n W_{q_i,q'_i}^{a_{i-1},a_i},$$
(4)

where the physical dimensions  $q_i$ ,  $q'_i$  correspond to local transformations at the *i*th qubit, and  $a_{i-1}$ ,  $a_i$  represent the left- and right-bond dimensions. The bond dimensions dim $(a_i) = \chi_i$  encode the operator's entanglement capacity.

The values of  $\chi_i$  reflect the operator's ability to generate or destroy quantum entanglement [13,14]. Operators with low bond dimensions  $\chi_i$  are less entangling and thus easier to store and manipulate. Efficient storage and computation are possible when  $\chi_i$  is small across the network, allowing us to represent and manipulate complex quantum operators without an exponential growth in resources.

## **III. EQUIVALENCE CHECKING**

In the context of quantum computing, equivalence checking involves proving that two quantum circuits, G and G', represent an equivalent unitary operation or demonstrating their nonequivalence via a counterexample. This process is comparable to the verification of classical logic circuits, with one circuit serving as the specification and the other representing the device being verified. Within quantum computing, this approach targets a wide range of use cases, from researchers building circuits by hand who want to ensure they have made no mistakes up to the integration of equivalence checking into quantum computing software stacks which may have multiple levels of compilation and optimization.

## A. Considered problem

Equivalence checking of quantum circuits can be performed using various methods, ranging from simple to complex. To illustrate this, we first define the unitary operators representing two quantum algorithms, U and U', both acting on n qubits. The equivalence checking problem asks whether

$$U=e^{i\theta}U',$$

where  $\theta \in (-\pi, \pi]$  denotes a global phase. Unitary operators possess a crucial property that we can exploit:

$$UU^{\dagger} = U^{\dagger}U = I_n, \tag{5}$$

where  $I_n$  is the *n*-qubit identity operator, defined as

$$I_n = \underbrace{I \otimes \cdots \otimes I}_n, \tag{6}$$

and I is the local identity operator. One of the simplest ways to check whether two unitaries U and U' are equivalent is to determine if they satisfy Eq. (5) when substituted for each other:

$$UU'^{\dagger} = U'U^{\dagger} = e^{i\theta}I_n. \tag{7}$$

However, in quantum computing, the entire unitary operator U (and similarly U') is typically not directly accessible for comparison. Instead, the unitary must be reconstructed from the individual quantum gates:

$$G[U] = g_0 \dots g_{|G|-1},$$

where G[U] represents a quantum circuit encoding U, composed of |G| gates  $g_i$  for  $0 \le i < |G|$ . For brevity, we will drop the bracket notation of G[U].

Given the reversibility of quantum algorithms [and the properties of unitary operators in Eqs. (5) and (7)], the equivalence of two quantum circuits, G and G', can be determined using the following equivalence checking condition:

$$G = G' \iff GG'^{\dagger} = e^{i\theta}I_n, \tag{8}$$

where  $G^{\dagger}$  denotes the conjugation and reversal of all gates in G'. Thus,

$$GG'^{\dagger} = g_0 \dots g_{|G|-1} (g'_{|G'|-1})^{\dagger} \dots (g'_0)^{\dagger}, \qquad (9)$$

which leads to two QMA-complete problems [4]: the identity check

$$GG'^{\dagger} \stackrel{?}{=} I_n, \tag{10}$$

and the equivalence check

$$G \stackrel{?}{=} G'. \tag{11}$$

To solve this computationally, each gate  $g_i$  must be stored and manipulated to construct  $GG'^{\dagger}$ . In its simplest form, this can be done using matrix-matrix multiplication, where each qubit-specific operation is extended using the tensor product to create global matrices  $g_i \in \mathbb{C}^{2^n \times 2^n}$ . However, Eq. (9) suffers from exponential growth in both the size of the matrices and the computational cost of performing the equivalence check. Therefore, it becomes necessary to develop methods that mitigate this exponential scaling, at least in practical cases, by encoding gate operations in more compact data structures rather than relying solely on matrices.

## **B.** Related work

Several data structures have been developed to mitigate the exponential scaling problems in quantum circuit equivalence checking, including the ZX-calculus, DDs, and TDDs. Each of these methods, however, has distinct limitations that we aim to address.

The ZX-calculus [15–18] is a graphical notation for quantum circuits, equipped with a powerful set of rewrite rules that enable diagrammatic reasoning about quantum systems. Primarily used for circuit compilation and optimization, ZXcalculus has also been applied to equivalence checking [19]. In this approach, one of the circuits is inverted and combined with the other, forming  $GG'^{\dagger}$ , as described by Eq. (9). The rewrite rules are then used to simplify the combined ZX diagram. If the diagram reduces to bare wires, the circuits are deemed equivalent. This method is efficient for large circuits but has a major drawback: the ZX-calculus, as proposed in Ref. [19], is incomplete. It cannot reliably conclude nonequivalence if the diagram does not fully reduce to the identity [20,21].

Another approach is the use of DDs [22-24], which are inspired by binary decision diagrams from classical computing [25]. DDs represent quantum circuits as directed acyclic graphs (DAGs) with complex-valued edge weights by recursively splitting matrices into subparts and exploiting redundancies. Applied to equivalence checking [26], an intermediary identity operator  $I_n$ , represented by a DD, is placed between two circuits G and  $G^{\dagger}$ , as described in Eq. (9). Gates from each circuit are alternately applied to the intermediary DD, which remains compact if the gates effectively cancel each other out, leaving a structure equivalent to  $GG^{\dagger}$ , which can be compared to  $I_n$  to determine equivalence or nonequivalence. However, DDs can become exponentially large in the worst case, particularly when circuits are nonequivalent, as the resulting DD may not reduce to the compact identity diagram [27].

TDDs [28–30] offer another approach, combining ideas from tensor networks with DD-like data structures. Each gate is reduced to a local tensor operation on the qubits it interacts with, and the result is stored in a DD format to exploit redundancies. This method contracts gates from *G* and  $G^{\dagger}$ , followed by tracing the TDD to perform the identity check. However, it suffers from the same limitations as DDs, such as the potential for exponential growth in non-equivalent cases. Additionally, the TDD approach does not fully utilize many of the advanced techniques developed for tensor network simulation, focusing instead on exploiting redundancies within the TDD format.

Alternatively, all operations in circuits *G* and  $G'^{\dagger}$  could be directly represented as tensors, and their equivalence could be checked using standard tensor contraction algorithms [31]. In this approach, the full network representing  $GG'^{\dagger}$  would be contracted. However, this method faces scalability challenges, as the intermediate tensors generated during contraction, as well as the final tensor, scale exponentially with the number of qubits, similar to the issues faced by the TDD approach.

## **IV. MPO-BASED EQUIVALENCE CHECKING**

To address the limitations of the methods described in previous works, we propose an equivalence checking method based on tensorized quantum circuits [31–33] and an intermediary MPO [5–7] that follows an alternating strategy:  $G \rightarrow I_n \leftarrow G'^{\dagger}$ . Unlike DDs, where the entire system's qubits are interdependent, the local tensors of an MPO ensure that operations only affect local regions, avoiding global growth in complexity. Additionally, this MPO-based method can conclusively prove nonequivalence, unlike the incomplete ZX-based approach from Ref. [19].

Each quantum gate can be reduced to local operations that act on specific qubits. For k-qubit gates (kQGs), this reduction is done by reshaping the matrix representation into a tensor form. While MPO methods are generally designed for nearest-neighbor qubits, long-range gates (which are essential for many quantum algorithms) can be similarly represented by decomposing them and then extending the tensors into an MPO form using identity tensors. This approach decouples the gate representation from the total qubit count, resulting in a compact tensor representation.

The proposed MPO-based equivalence checking algorithm leverages this tensor representation of quantum gates. To handle the scalability challenges of directly contracting tensors from  $GG'^{\dagger}$ , we introduce an intermediary MPO representing the identity operation, akin to the DD-based strategy [26] mentioned in Sec. III B, but with a unique data structure and application strategy. By inserting the intermediary MPO between the circuits, we can represent the operation as

$$GI_n G'^{\dagger} = g_0 \dots g_{|G|-1} I_n (g'_{|G'|-1})^{\dagger} \dots (g_0)^{\dagger}$$

and contract gates from each circuit into the MPO according to the following application strategy:

$$G \to I_n \leftarrow G^{\dagger}$$
.

Since the *n*-qubit identity matrix  $I_n$  is formed as a repeated tensor product of local identity matrices [Eq. (6)], its MPO representation is maximally compact with bond dimensions  $\chi_i = 1 \forall i$ . The tensorized gates are applied to the local tensors



FIG. 2. Visualization of MPO operations required for the equivalence checking algorithm. (a) Application of a 1QG to an MPO, (b) Application of a 2QG to an MPO, and (c) Application of two sites of a long-range gate to an MPO.

of the MPO by contracting their physical indices  $q_i, q'_i$ , corresponding to the inputs for gates from G and  $G'^{\dagger}$ , respectively.

The gates are applied sequentially in a two-qubit spatial sweep across the tensors of the intermediary MPO. For each qubit pair (spatial zone), we apply all gates from both circuits that act within that spatial zone (temporal zone). This strategy minimizes the number of SVDs needed and helps keep the bond dimensions as low as possible, especially in cases where the circuits are equivalent or nearly equivalent.

After all gates have been applied and the intermediary MPO W represents  $GG'^{\dagger}$ , we can check the equivalence of the circuits by calculating the Frobenius inner product with the identity

$$\langle I_N, GG^{\dagger} \rangle = \langle I_N, W \rangle = \operatorname{Tr}[W].$$

This enables efficient evaluation of the equivalence condition from Eq. (11) and results in a complete MPO-based equivalence checking algorithm.

The following section details the implementation for readers less familiar with tensor network methods, particularly how quantum circuit gates are initialized and applied to the MPO structure. These operations are explained through equations using tensor notation and are visualized in Fig. 2. Readers already familiar with this topic may proceed to Sec. VI, where we discuss the application strategy that underpins the computational efficiency of the MPO-based method.

#### V. GATE APPLICATION

To perform MPO-based equivalence checking, quantum gates must be applied to the intermediary MPO. This involves tensorizing the gates and determining how and where they are applied within the local site tensors of the MPO. For kQGs with  $k \leq 2$  acting on neighboring qubits, this process is straightforward. However, for kQGs with k > 2 and long-range gates, extra care is needed, as MPOs are optimized for nearest-neighbor interactions. This section describes how quantum gates are represented as tensors and how individual gates are applied to the intermediary MPO.

## A. Nearest-neighbor gates

Any kQG can be represented by a rank-2k tensor, obtained by reshaping the matrix form into local dimensions corresponding to each site:

$$g \in \mathbb{C}^{2^k \times 2^k} \to g \in \mathbb{C}^{2^k \times 2^k}$$
.

For a 2QG, this reshaping creates a rank-4 tensor:  $g \in \mathbb{C}^{4\times 4} \to \mathbb{C}^{2\times 2\times 2\times 2}$ . Each dimension corresponds to the local input and output leg of the tensor for each qubit.

When a gate is applied to neighboring qubits, its tensor can be applied directly to the local tensors of the intermediary MPO. For a single-qubit gate (1QG)  $g \in \mathbb{C}^{2 \times 2}$  acting on qubit *i* from algorithm *G*, it is contracted into the MPO *W* at site *i* along the corresponding index  $q_i$ :

$$W_{q'_i,q'_i}^{a_{i-1},a_i} = \sum_{q_i=0}^{1} g_{q''_i,q_i} W_{q_i,q'_i}^{a_{i-1},a_i},$$
(12)

where dim $(q_i) = \text{dim}(q'_i) = \text{dim}(q''_i)$ . Similarly, a 1QG from  $G'^{\dagger}$  acts on index  $q'_i$ . Since these gates are local, they do not generate entanglement and do not increase the bond dimensions of the MPO tensors. This process is illustrated in Fig. 2(a).

For kQGs with  $k \ge 2$ , the application requires contraction of all tensors they act upon, including bond dimensions, forming a higher-rank tensor. For example, a 2QG, represented as a rank-4 tensor  $g \in \mathbb{C}^{2 \times 2 \times 2 \times 2}$  acting on neighboring qubits *i* and *i* + 1, results in a rank-6 tensor:

$$\Theta_{q''_{i},q''_{i+1},q'_{i},q'_{i+1}}^{a_{i-1},a_{i+1}} = \sum_{\substack{q_{i},q_{i+1}\\a_{i}}} g_{q''_{i},q''_{i+1}}^{q_{i},q_{i+1}} W_{q_{i},q'_{i}}^{a_{i-1},a_{i}} W_{q_{i+1},q'_{i+1}}^{a_{i-1},a_{i}}.$$
 (13)

This tensor is reshaped into a matrix, grouping dimensions across the qubits:

$$\Theta_{q''_i,q''_{i+1},q'_i,q'_{i+1}}^{a_{i-1},a_{i+1}} \to \Theta_{(a_{i-1}q''_iq'_i)}^{(a_{i-1}q''_iq'_i)} := \Theta_{\text{mat}},$$

and then an SVD is applied:

$$\Theta_{\text{mat}} = U(SV^{\dagger}) =: W^{(a_{i-1}a'_iq''_iq'_i)}W^{(a'_ia_{i+1}q''_{i+1}q'_{i+1})}, \qquad (14)$$

resulting in a new bond dimension  $a_i \rightarrow a'_i$ . The singular values in *S* can be truncated if necessary before multiplying it into one of the neighboring matrices. Finally, the resulting matrices are reshaped into rank-4 tensors for the intermediary MPO:

$$W^{a_{i-1},a_i'}_{q_i'',q_i'}W^{a_i',a_{i+1}}_{q_{i+1}'',q_{i+1}'}.$$

This process is visualized in Fig. 2(b).

For kQGs with k > 2, this process results in larger intermediate tensors  $\Theta$ , which require repeated applications of the SVD, and more opportunities for the bond dimension to grow. To avoid this, we decompose kQGs with k > 2 into MPOs and treat them as long-range gates to prevent the creation of large  $\Theta$  tensors.

### **B.** Long-range gates

Any kQG can be decomposed into a *k*-site MPO using repeated SVDs. Each site of this MPO represents a local interaction, while the bond dimension allows information to flow between tensors. For example, a 2QG can be decomposed as:

$$g_{mn} = \sum_{b_j=1}^{\chi} A_{m,b_j} B_{b_j,n},$$

where  $A \in \mathbb{C}^{4 \times \chi}$  and  $B \in \mathbb{C}^{\chi \times 4}$ . These tensors can be reshaped into local tensors of an MPO:  $A \to \mathbb{C}^{2 \times 2 \times 1 \times \chi}$  and  $B \to \mathbb{C}^{2 \times 2 \times \chi \times 1}$ . This leads to a nearest-neighbor two-site MPO representation of the gate:

$$g_{q_j,q_{j+1}}^{q'_j,q'_{j+1}} = \sum_{b_j=1}^{\chi} A_{q_j,q'_j}^{b_{j-1},b_j} B_{q_{j+1},q'_{j+1}}^{b_j,b_{j+1}}$$

where  $b_{j-1} = b_{j+1} = 1$ , and the bond dimension  $\chi$  is determined by the properties of the decomposition. This can be extended for long-range gates acting on non-neighboring qubits j and  $\overline{j}$  by inserting identity tensors at noninteracting sites:

$$g_{q_{j},...,q_{\overline{j}}}^{q'_{j},...,q'_{\overline{j}}} = \sum_{b_{j},...,b_{\overline{j}}=1}^{\chi} A_{q_{j},q'_{j}}^{b_{j-1},b_{j}} \left[ \prod_{i=j+1}^{\overline{j}-1} I_{q_{i},q'_{i}}^{b_{i-1},b_{i}} \right] B_{q_{\overline{j}},q'_{\overline{j}}}^{b_{\overline{j}-1},b_{\overline{j}}}$$
$$=: \sum_{b_{j},...,b_{\overline{j}}=1}^{\chi} \prod_{i=j}^{\overline{j}} g_{q_{i},q'_{i}}^{b_{i-1},b_{i}}.$$

Long-range gates are applied to the intermediary MPO by iteratively contracting the gate MPO tensors in a sweep. For a long-range gate g acting on sites j to  $\overline{j}$ , we start at qubits (j, j + 1) and create a two-site tensor  $\Theta$  as in Eq. (13):

$$\Theta_{q''_{j},q'_{j+1},q'_{j},q'_{j+1}}^{a_{j-1},b_{j-1},a_{j+1},b_{j+1}} = \sum_{\substack{q_{j},q_{j+1}\\a_{j},a'_{i}}} g_{q''_{j},q_{j}}^{b_{j-1},b_{j}} g_{q''_{j+1},q_{j+1}}^{b_{j-1},b_{j+1}} W_{q_{j},q'_{j}}^{a_{j-1},a_{j}} W_{q_{j+1},q'_{j+1}}^{a_{j},a_{j+1}}.$$

After constructing  $\Theta$ , it is reshaped and decomposed using the SVD, similar to the nearest-neighbor case. This process is repeated for all sites until the end of the gate at  $\overline{j}$  is reached, at which point the long-range gate MPO has been fully applied to the intermediary MPO. This is visualized in Fig. 2(c).

Applying gates with k > 1 requires SVD decompositions to return the intermediate tensor  $\Theta$  to the original MPO form. The SVD is the most computationally expensive step in the equivalence checking algorithm and can cause bond dimension growth, potentially leading to slowdowns. To mitigate this, we aim to extend the individual gate application to a multigate application strategy, allowing us to apply as many operations to  $\Theta$  as possible before performing the decomposition.

## VI. APPLICATION STRATEGY

In previous works, the strategy for applying gates between circuits has been crucial in maintaining the compactness of the intermediary data structure, whether by applying gates one-to-one, proportionally based on the number of gates, or using more advanced strategies [26]. While such strategies can benefit from the spatial locality of quantum circuits, they often do not fully exploit the circuit's temporal structure. Therefore, instead of reusing these strategies from other data structures, we propose an application strategy that fully leverages the advantages offered by tensor networks.

#### A. Spatial and temporal zones

Our approach is based on a two-site spatial sweep across pairs of qubits, which is common in tensor network methods such as TEBD [8] and DMRG [11]. In the proposed



FIG. 3. Visualization of the MPO-based equivalence checking algorithm in both quantum circuit (a) and DAG (b) form. (a) This figure shows an example of two equivalent linear entanglement algorithms with an intermediary MPO. Each color represents the zones during a sweep with the order  $G_{12} \rightarrow I_4 \leftarrow G_{12}^{\prime\dagger}$  (green),  $G_{34} \rightarrow I_4 \leftarrow G_{34}^{\prime\dagger}$  (orange, encircled as an example), then  $G_{23} \rightarrow I_4 \leftarrow G_{23}^{\prime\dagger}$  (blue) and (b) This shows the equivalent DAG representation of the above circuit. The transition edges represent the qubit it corresponds to, allowing easy identification of zones and the order of tensors to apply.

MPO-based equivalence checking, we use this sweep to systematically update the tensors of the intermediary MPO by iterating over pairs of qubits, breaking down the quantum circuit into smaller, more manageable chunks–similar to a double-sided, MPO-based TEBD algorithm.

However, unlike previous proportional gate application strategies, we simultaneously apply gates from both circuits within what we call the temporal zone of the qubits. This zone includes all gates that act exclusively on the selected pair of qubits and is conceptually similar to the causal (or light) cones used in expectation value calculations [34–37]. The temporal zone application digs as deeply into the circuits as possible, applying as many gates as available at each step. Instead of requiring an SVD after each multiqubit gate, this strategy requires an SVD only after applying the full temporal zone, which minimizes the number of SVDs required and helps prevent bond dimension growth, particularly when the circuits are equivalent or nearly equivalent.

## B. Combined sweep

In this method, we perform a two-site spatial sweep across the intermediary MPO W, alternating between even-indexed and odd-indexed qubits. At each spatial zone (i, i + 1), we apply tensorized gates from both circuits, G and  $G^{r\dagger}$ , in the order defined by the directed acyclic graph (DAG) representation of each circuit.

The DAG representation provides a structured way to identify temporal zones, where we traverse the edges corresponding to qubits (i, i + 1) and sequentially apply gates

until encountering a node connected to another qubit outside the current spatial zone. This traversal marks the end of the temporal zone for (i, i + 1). Nodes corresponding to applied gates are removed from the DAG, and the process is repeated for subsequent spatial zones. As shown in Fig. 3, the DAG representation helps determine the temporal zones and their associated gate sequences.

Differences in the DAG structures of G and G' can introduce mismatches in the temporal zones, particularly when long-range gates or differences in qubit connectivity are present. For example, while the transpilation process for G' may assume all-to-all qubit connectivity, G may retain a specific structure such as a linear nearest-neighbor structure. This mismatch results in temporal zones in G' that may not perfectly align with those in G. In such cases, long-range gates in either circuit require recursive treatment.

More precisely, to ensure efficient operator cancellations even in cases of long-range gates, the method introduces an MPO-MPO contraction step when a long-range gate or kqubit gate (k > 2) is encountered. Here, the overall even/odd sweep is interrupted to handle the long-range interaction by using a subsweep along the sites of the gate MPO. As each set of neighboring sites in the gate MPO are contracted with the intermediary MPO, the temporal zone is applied from deeper into each circuit. This approach minimizes the computational cost associated with handling mismatched DAG structures while preserving the operator cancellations enabled by local temporal zones. By addressing potential mismatches in the DAG structures of *G* and *G*' through recursive subzone processing, this method ensures robustness and efficiency even in



FIG. 4. Tensor trace of an MPO [Eq. (15)] used to perform the identity check in Eq. (16).

the presence of long-range gates or varying circuit connectivity patterns.

Once all gates are applied for a given spatial zone, the resulting tensor  $\Theta = G_{i,i+1}W_iW_{i+1}G_{i,i+1}^{\prime\dagger}$  is decomposed using the SVD, reshaped back into two rank-4 tensors, and used to update the intermediary MPO. The even/odd sweep continues across the MPO until all gates have been applied and all nodes removed from the DAG.

## C. Evaluating $GG'^{\dagger}$

Once all gates have been contracted into the intermediary MPO, the resulting MPO *W* now encodes  $GG'^{\dagger}$ . The equivalence of *G* and *G'* can be evaluated using Eq. (11). Specifically, we check how close *W* is to the identity operation  $I_n$  by calculating the Frobenius inner product  $\langle A, B \rangle_F =$  $\text{Tr}[A^{\dagger}B]$ . The inner product between *W* and  $I_n$  (possibly with a global phase) simplifies to

$$\langle e^{-i\theta}I_n, W\rangle_F = e^{i\theta} \operatorname{Tr}[W],$$

which can be computed by contracting the physical dimensions  $q_i$  and  $q'_i$ :

$$\operatorname{Tr}[W] = \sum_{a_0, \dots, a_n=1}^{\chi_i} \sum_{q_1, \dots, q_n=0}^{d-1} \prod_{i=1}^n W_{q_i, q_i}^{a_{i-1}, a_i}.$$
 (15)

This process is illustrated in Fig. 4.

Unlike quantum states, operators do not inherently require normalization; thus, the trace of W may not be 1. However, for an *n*-qubit identity operator  $I_n$ , we have  $\text{Tr}[I_n] = 2^n$ , making  $I_n$  (up to a global phase) the unique unitary achieving that maximum trace. Consequently, we can check equivalence via

$$\left| e^{i\theta} \frac{\operatorname{Tr}[W]}{2^n} \right| \approx 1 \Longleftrightarrow G = G$$

which in practice leads to the condition

$$\left|\frac{\operatorname{Tr}[W]}{2^n}\right| \geqslant 1 - \epsilon \Longleftrightarrow G = G', \tag{16}$$

where  $\epsilon$  ( $0 \leq \epsilon < 1$ ) defines a numerical tolerance such that

$$1-\epsilon \ \leqslant \ \frac{\mathrm{Tr}[W]}{2^n} \ \leqslant \ 1+\epsilon.$$

Furthermore, the global phase does not affect  $\frac{\text{Tr}[W]}{2^n}$  because

$$\left| e^{i\theta} \frac{\operatorname{Tr}[W]}{2^n} \right| = \left| e^{i\theta} \right| \left| \frac{\operatorname{Tr}[W]}{2^n} \right| = \left| \frac{\operatorname{Tr}[W]}{2^n} \right|$$

This identity check can be scaled to any length MPO, enabling the use of an early stopping condition. For W to be equivalent to the *n*-qubit identity  $I_n$ , each local tensor  $W_i$  must be equivalent to the local identity I. Therefore, if all gates acting on a specific qubit *i* have been applied, but the partial trace reveals nonequivalence for that qubit, we can conclude that the circuits are not equivalent and terminate the algorithm early. Depending on the circuit topology, this early stopping condition can significantly speed up the algorithm. This could also be extended to detect specific circuit bugs, although this is left for future work.

An alternative way to verify  $GG^{\dagger}$  is to first check whether all bond dimensions  $\chi_i = 1$  for all *i*, then check if each local matrix is the identity. However, in practice, small numerical imprecisions often cause slight increases in bond dimensions, especially for larger systems, even when the result is the identity. A final SVD sweep across the entire MPO can reduce these extra dimensions, but it is computationally less efficient than directly calculating Tr[ $GG^{\dagger}$ ]. Moreover,  $\chi_i = 1$  could also mean that the operator factorizes into arbitrary local operators, making this criterion ambiguous. By contrast, computing the trace immediately provides a clear global check of equivalence that is both more robust and efficient in most practical settings.

## **D.** Advantages

This application strategy offers two key benefits. First, it reduces the number of SVDs required by applying multiple gates at once, ensuring that if several 2QGs lie within the temporal zone, only a single SVD is needed. This can lead to significant efficiency gains, depending on the circuit structure. Most importantly, by applying gates from both circuits simultaneously, the bond dimension remains small when the circuits are structurally similar, such as when one is derived from the other via compilation. In such cases, the circuits effectively cancel out one another, reducing the operator entanglement and keeping the MPO bond dimensions low throughout the algorithm, ultimately improving computational efficiency.

## VII. RESULTS

To evaluate the performance and scalability of the proposed MPO-based equivalence checking method, we implemented a Python prototype using numpy [38] for tensor representations and opt-einsum [39] for efficient tensor operations. This implementation is part of the Munich Quantum Toolkit [40] and is available in the YAQS package found at Ref. [41], as well as integrated as a tool in QCEC [26]. The performance of this method is compared against the established DD- and ZX-based methods found in the QCEC package. All tests were executed on an i7-1165G7 (2.80 GHz).

For benchmarking, we generated parameterized two-local quantum circuits using IBM's qiskit [42]. Each circuit consists of a block made of a layer of single-qubit rotation gates,  $R_x$ , followed by an entanglement layer of two-qubit rotation gates  $R_{zz}$  (with various entanglement patterns). This is then repeated before a final layer of  $R_x$  gates.

The tested circuits are then generated as square  $n \times n$  circuits, meaning that for *n* qubits, there are *n* repetitions of this rotation structure. Each rotation angle,  $\theta_i$ , is randomly (according to a uniform distribution) selected from the range  $[-\pi, \pi]$ , with each block generated independently such that the structures do not repeat. This is visualized in Fig. 5(a).

To evaluate the performance of the MPO-based method, we consider three classes of entanglement patterns, each distinguished by how many long-range gates they contain:

(1) Linear entanglement.

Each qubit interacts only with its nearest neighbors. In each layer, the  $R_{zz}$  gates follow a staircase pattern, connecting  $(q_i, q_{i+1})$  for i = 1, ..., n. Hence, there are no long-range gates. This is shown in Fig. 5(b).

(2) Shifted-circular alternating (SCA) entanglement.

This pattern extends the linear circuit by adding a single long-range gate  $(q_1, q_n)$  within each layer. The order of gates in a layer shifts so the long-range gate alternates its position each time [43]. For example, in one layer the entangling gates contain a long-range gate  $(q_1, q_n)$  followed by  $(q_i, q_{i+1})$  for i = 1, ..., n. In the next layer, this long-range gate shifts such that the circuit has a gate  $(q_1, q_2)$ , then the long-range  $(q_1, q_n)$ , followed by  $(q_i, q_{i+1})$  for i = 2, ..., n. The first repetition block is shown in Fig. 5(c) as an example.

(3) Full entanglement.

Each qubit interacts with every other qubit in each layer, resulting in many long-range gates. Specifically, the  $R_{zz}$  gates connect all pairs  $(q_i, q_j)$  for i, j = 1, ..., n, where  $i \neq j$ , creating both a larger total number of gates and extensive long-range entanglement. This is shown in Fig. 5(d).

These circuits were chosen to provide a generalized set of quantum circuits, representing a wide range of applications, suitable for thoroughly testing the proposed equivalence checking method.

The effectiveness of MPO-based methods, and similar MPS-based methods, is heavily influenced by the interaction range. These classes are designed to represent a spectrum of scenarios, ranging from ideal (linear entanglement) to non-ideal (full entanglement), with a transitional regime (SCA entanglement) in between.

After generating the circuits G, each circuit is transpiled optimizing and mapping the gates—to a new circuit G' with the gate set supported by IBM's Heron architecture:

$$\{I, X, \sqrt{X}, R_z(\theta), CZ\}$$

with all-to-all qubit connectivity, allowing long-range gates to exist in G'. We then use circuits G and G' to test each equivalence checking method, either by directly comparing the circuits or by introducing deliberate errors into G'. Specifically, we consider three types of errors:

(1) Missing gate error.

A number of gates are randomly removed from G', representing faulty transpiler passes.







FIG. 5. This figure shows a single repetition of each circuit structures used in the experimental setup. For *n* qubits, each structure is repeated *n* times. All angles are randomly selected for each gate according to a uniform distribution  $[-\pi, \pi]$ . Each repetition is generated independently with independently generated angles, (a) This visualizes the general circuit structure used in all experimental setups. This structure is repeated *n* times, each time with different random rotation angles, using the below entanglement layers, (b) Linear entanglement layer, (c) Shifted-Circular Alternating (SCA) entanglement layer, and (d) Full entanglement layer.

(d)

(2) Rotation angle error.

All rotation angles in G' are offset by a fixed amount, simulating rounding errors or uncalibrated control hardware.

(3) Permutation error.

Random SWAP gates are inserted at the beginning of G', representing mismatched virtual-to-physical qubits or incorrect qubit ordering.

For all tests, each data point represents the average runtime over ten samples with a trace fidelity tolerance of  $\epsilon = 10^{-13}$ .



FIG. 6. This figure shows the deviation  $\epsilon(s_{\text{max}}) = 1 - \frac{\text{Tr}[W]}{2^n}$  caused by various SVD thresholds for each circuit type. This was tested for 60 logarithmically spaced SVD thresholds  $s_{\text{max}}$  for ten circuits of each type, where the average is plotted. The shaded area shows one standard deviation from the average.

The average runtime  $\overline{T}$  and the standard deviation  $\sigma(T)$  are reported for each test case.

## A. SVD behavior

The SVD threshold  $s_{max}$  plays a critical role in the performance of tensor network methods, as it directly controls the truncation of singular values and thus the growth of the bond dimensions of the intermediary MPO. Understanding its effect is essential before analyzing the scalability of the proposed MPO-based equivalence-checking method.

To investigate this, we generate  $10.5 \times 5$  circuits *G* of each entanglement type (linear, SCA, and full), and transpile them into new circuits *G'*. We then check their equivalence using 60 logarithmically spaced SVD thresholds  $s_{\text{max}}$  in the range  $[10^{-6}, 1]$ .

For each  $s_{max}$ , we compute the deviation from the ideal equivalence condition as

$$\epsilon(s_{\max}) = 1 - \frac{\operatorname{Tr}[W]}{2^n}.$$

This  $\epsilon(s_{\text{max}})$  measures the inherent numerical error generated from the truncation in the method itself. This can be understood as the numerical tolerance required in the trace to assert equivalence between the two circuits *G* and *G'* for a given SVD threshold such that  $\epsilon < \epsilon(s_{\text{max}})$  must be true to guarantee correctness. The average over ten circuits of each entanglement type is plotted in Fig. 6.

The plot illustrates how  $\epsilon(s_{\text{max}})$  behaves for the three entanglement patterns, highlighting the threshold beyond which equivalence can no longer be reliably asserted. For instance, circuits with full entanglement exhibit significant sensitivity to the SVD threshold, continuously introducing more error as the threshold increases. In contrast, the SCA circuit with fewer long-range gates has a hard cut from roughly machine error to a continuous curve around  $s_{\text{max}} \approx 10^{-2}$ . Notably, linear circuits are robust for any value  $s_{\text{max}} < 1$ . Due to the cancellations that occur in these benchmarks, the intermediary MPO will almost exclusively be close to the identity. As soon as the intermediary MPO is not consistently close, e.g., in the case of many long-range gates, then this value must be chosen with care.

#### **B.** Error injection

To investigate this, we tested three SVD thresholds,  $s_{\text{max}}$ : a low threshold (10<sup>-6</sup>), a medium threshold (10<sup>-3</sup>), and a high threshold (10<sup>-1</sup>). Since the equivalence condition G = G' holds only when the intermediary MPO exactly equals the identity and nonequivalent cases have infinite variations, we expect flexibility in choosing  $s_{\text{max}}$  without risking false equivalencies.

We conducted tests using linear entanglement circuits G of size n = 10 (i.e.,  $10 \times 10$ ) and transpiled them into new circuits G', introducing various errors. We measured the runtime required to detect nonequivalence under different thresholds. Additionally, we evaluated the runtime in equivalent cases (no errors) to observe the effect of the SVD threshold on performance. These results are presented in Fig. 7.

## 1. Missing gate errors

In this test, we randomly removed a certain number of gates,  $|g|_{removed}$ , from G' to simulate potential errors during transpilation. We observed that the runtime for each SVD threshold increases polynomially with the number of missing gates. As expected, the runtime decreases significantly with a higher threshold, and the standard deviation in runtime grows polynomially with the number of removed gates, albeit with multiple orders of magnitude difference in runtime. Interestingly, for low thresholds, the standard deviation is also roughly an order of magnitude smaller than the runtime. As  $|g|_{removed}$  increases, the standard deviation converges to similar values regardless of threshold, making the runtime more unpredictable.

In the equivalent case ( $|g|_{removed} = 0$ ), the SVD threshold has negligible impact on the runtime. All thresholds yield similar results, with the lower threshold slightly reducing the standard deviation. This behavior likely results from the cancellation of gates during the spatial sweep, reducing the singular values to near zero in the equivalent case.

#### 2. Rotation angle errors

In this test, we shifted all rotation angles in G' by a fixed value,  $\theta_{error}$ , chosen from the range  $[-\pi, \pi]$  using logarithmic scaling. The smallest error tested was  $\theta_{error} = 10^{-3}\pi$ , with  $\theta_{error} = 0$  representing the equivalent case. The results reveal symmetry in runtime around the equivalent case, indicating that the sign of the error does not affect the performance. The standard deviation follows a similar trend, remaining about an order of magnitude smaller than the runtime.

For low and medium thresholds, any error causes a significant jump in runtime, reflecting a phase transition between the equivalent and nonequivalent cases. In contrast, the high threshold maintains a relatively constant runtime for small errors, likely because it disregards minor nonzero singular values. As  $\theta_{error}$  approaches  $\pi/4$ , both the medium and high



FIG. 7. This figure compares different types and severity of errors on n = 10 circuits with linear entanglement according to various SVD thresholds. Each color represents an SVD threshold for the MPO method. Each column corresponds to the error type such that the top row is the average runtime over ten samples and the bottom is the data's standard deviation. The equivalent case can be identified at the zero point of each plot.

thresholds show an increase in runtime, likely due to the maximal operator entanglement in the intermediary MPO. For larger errors, the runtime decreases again as  $\theta_{\text{error}}$  approaches  $2\pi$ , converging back to the equivalent case. The high threshold significantly reduces runtime, especially for small angle errors.

## 3. Permutation errors

In this test, we applied a random number of nearestneighbor SWAP gates,  $n_{SWAP}$ , at the beginning of G' to simulate mismatched virtual-physical qubits or incorrect qubit ordering. The runtime initially increases linearly with  $n_{SWAP}$ before stabilizing at a constant value as  $n_{SWAP} \rightarrow \infty$ . The low and medium thresholds quickly reach this plateau with few SWAPs, while the high threshold scales more slowly with  $n_{SWAP}$  before also plateauing. The standard deviation follows a similar trend, with the high threshold showing higher deviation compared to the lower thresholds. In the equivalent case, the low and medium thresholds are outliers, with significantly higher standard deviations, which stabilize after a single SWAP.

#### C. Scaling of equivalent circuits

This section evaluates the scaling behavior of different methods for verifying the equivalence of circuits, repeated for increasing values of *n*, to assess performance with circuit size. We compare the proposed MPO-based method against the DD- and ZX-based methods, with the results shown in Fig. 8. All tests have an SVD threshold set such that we guarantee equivalence with a tolerance  $\epsilon = 10^{-13}$ , i.e., linear  $s_{\text{max}} = 10^{-1}$ , SCA  $s_{\text{max}} = 10^{-3}$ , full  $s_{\text{max}} = 10^{-6}$ .

For circuits with linear entanglement patterns, both the MPO-based and ZX methods scale polynomially with system size n, whereas the DD method exhibits exponential scaling. The MPO-based method demonstrates better overall scaling than the ZX method for larger circuits.

As the number of long-range gates increases (i.e., in the SCA entanglement pattern), the MPO- and ZX-based methods continue to scale polynomially and perform comparably, while the DD method remains exponential. This indicates that for circuits with few long-range gates, the MPO-based method is competitive with other available methods.

For fully entangled circuits with many long-range gates, all methods approach exponential scaling, though the ZX method continues to scale more efficiently than the others. This suggests that an increase in long-range entanglement pushes all methods toward exponential growth in runtime, with the ZX method being the least affected by long-range gates. This is expected as the ZX calculus tends to be independent of the range of each gate, and depends more on the depth and number of operations.

Across all methods, the standard deviation in runtime scales exponentially, but it remains at least an order of magnitude lower than the average runtime. Notably, the MPO method shows exceptionally low standard deviation for the linear case, indicating stable and predictable performance as a function of n.

#### D. Scaling of nonequivalent circuits

Here, we evaluate the scaling behavior for detecting nonequivalence between circuits. Since the ZX method cannot prove nonequivalence, we focus on comparing the MPO- and DD-based methods. Various errors of different intensity, as described in Sec. VII B and analyzed in Sec. VII B, were injected into linear entanglement circuits. For the MPO-based method, the high SVD threshold  $s_{max} = 10^{-1}$  was used to detect nonequivalence. The results are presented in Fig. 9.

For all error types and severities, the DD method scales exponentially, likely because it becomes maximally large in all cases—an expected outcome given that it also scales exponentially for the equivalent case. In contrast, the MPO method scales polynomially, though more severe errors cause worse scaling, as expected due to the QMA completeness



FIG. 8. Equivalence scaling of each method with circuit size *n* across different entanglement patterns. Each color represents a different method, with the top row showing average runtime and the bottom row showing standard deviation over ten samples.

of the equivalence-checking problem. These results can be extrapolated to understand the nonequivalence scaling when applied to SCA and full entanglement patterns, where we expect small errors to scale similarly to the equivalent case, and more severe to approach exponential scaling. Concretely, by combining the results in this section with the error plots in Sec. VII B, we can estimate that the transition from polynomial to exponential scaling of runtime as a function of system size occurs approximately for phase errors  $\theta_{\rm error} > 10^{-2}\pi$  or when the number of swapped gates reaches  $n_{\rm swap} > 5$ . While additional gate errors do worsen scaling behavior, the tests performed here do not exhibit true exponential scaling. We expect such scaling to emerge only for significantly more nonequivalent circuits as the removed gates increases  $|g|_{\rm removed} \gg 10$ .

Interestingly, for circuits with low-severity errors, the MPO method's scaling closely mirrors that of the linear equivalent case in Sec. VIIC. This shows that the MPO method surpasses previous methods by far for detecting small degrees of nonequivalence.

The standard deviation scales exponentially, likely due to the wide variety of possible errors, though it remains more favorable for low-severity errors compared to the DD method. Additionally, the standard deviation grows in proportion to the average runtime, indicating that for very large circuits, the deviation could surpass the average runtime. However, at the current scale (n = 32), the MPO-based method remains stable and predictable, suggesting it is well-suited for nearterm circuit development.



FIG. 9. Nonequivalence scaling of each method with circuit size *n*, considering different error types and severities applied to linear circuits. Each color represents a method and each column corresponds to an error type. The top row shows the average runtime, and the bottom row shows the standard deviation over ten samples.

## VIII. DISCUSSION

The MPO-based equivalence checking method introduced in this work demonstrates promising scalability for detecting both equivalent and nonequivalent circuits, marking an important advancement in the field of quantum circuit verification. Our approach shows superior scaling compared to DD-based methods, particularly for nonequivalence checking, and offers performance comparable to ZX-based methods for equivalent circuits. This makes the MPO-based method highly valuable as quantum circuits continue to grow in size and complexity.

One of the key strengths of the MPO-based approach is its ability to detect both minor and severe errors within quantum circuits, something that is crucial for a comprehensive equivalence checking tool. While the ZX method struggles with nonequivalence checking, the MPO method fills this gap, providing a more complete solution. However, it is important to acknowledge the inherent challenge in selecting a representative subset of quantum circuits and error types for evaluation. The vast diversity of quantum circuits and the multitude of possible errors make it difficult to cover all potential scenarios. The results presented here aim to provide a broad overview of the method's capabilities rather than an exhaustive evaluation.

Given that our method is based on tensor networks, several practical improvements could further enhance its performance. These include parallelizing the calculations [44], leveraging GPU acceleration [45,46], and implementing a more optimized version than the current prototype. Longrange gates present the greatest bottleneck in scaling the method, as extending gates via identity tensors is not an ideal solution. One possible improvement could involve directly using gate tensors without extension, though this would introduce additional complexity in tracking dimensions. Alternatively, techniques from condensed matter physics, such as Krylov space methods for handling long-range interactions [10,47], may offer more efficient solutions. Another potential

optimization could be inspired by the identity-stripping technique used in DDs [27], which could analogously speed up the MPO method by removing unnecessary identity tensors.

Looking ahead, the MPO-based equivalence checking method opens several exciting avenues for future research and application. One notable direction is its potential use in quantum circuit optimization and compilation. By exploiting the method's ability to detect nonequivalence, optimization techniques could be developed to iteratively refine quantum circuits until an equivalent, optimized version is generated. Additionally, the method could be applied to compare noisy, error-mitigated circuits with their ideal noiseless counterparts, offering a pathway toward improved error mitigation strategies in quantum computing.

In conclusion, the MPO-based method provides a scalable, flexible, and robust solution for quantum circuit equivalence checking. It addresses a key challenge in the field by offering a comprehensive approach to both equivalence and non-equivalence checking. With further development and optimization, this method holds significant potential for advancing quantum circuit verification, optimization, and error mitigation, paving the way for more reliable and scalable quantum computing systems.

## ACKNOWLEDGMENTS

This project has received funding from the European Research Council (ERC) under the European Union's Horizon 2020 research and innovation programme (Grant Agreement No. 101001318) and Millenion, Grant Agreement No. 101114305). This work was part of the Munich Quantum Valley, which is supported by the Bavarian state government with funds from the Hightech Agenda Bayern Plus, and has been supported by the BMWK on the basis of a decision by the German Bundestag through project QuaST, as well as by the BMK, BMDW, and the State of Upper Austria in the frame of the COMET program (managed by the FFG).

- M. Paltenghi and M. Pradel, Bugs in quantum computing platforms: An empirical study, Proceedings ACM Programming Languages 6, 1 (2022).
- [2] O. Di Matteo, On the need for effective tools for debugging quantum programs, in *International Workshop on Quantum Software Engineering* (ACM, New York, 2024), pp. 17–20.
- [3] *Advanced Formal Verification*, edited by R. Drechsler (Springer US, Boston, MA, 2004).
- [4] D. Janzing, P. Wocjan, and T. Beth, "Non-identity-check" is QMA-complete, Int. J. Quantum Inf. 03, 463 (2005).
- [5] B. Pirvu, V. Murg, J. I. Cirac, and F. Verstraete, Matrix product operator representations, New J. Phys. 12, 025012 (2010).
- [6] C. Hubig, I. P. McCulloch, and U. Schollwock, Generic construction of efficient matrix product operators, Phys. Rev. B 95, 035129 (2017).
- [7] D. E. Parker, X. Cao, and M. P. Zaletel, Local matrix product operators: Canonical form, compression, & control theory, Phys. Rev. B 102, 035147 (2020).

- [8] G. Vidal, Efficient classical simulation of slightly entangled quantum computations, Phys. Rev. Lett. 91, 147902 (2003).
- [9] J. C. Bridgeman and C. T. Chubb, Hand-waving and interpretive dance: An introductory course on tensor networks, J. Phys. A: Math. Theor. 50, 223001 (2017).
- [10] S. Paeckel, T. Köhler, A. Swoboda, S. R. Manmana, U. Schollwöck, and C. Hubig, Time-evolution methods for matrixproduct states, Ann. Phys. 411, 167998 (2019).
- [11] U. Schollwöck, The density-matrix renormalization group in the age of matrix product states, Ann. Phys. 326, 96 (2011).
- [12] R. Orus, A practical introduction to tensor networks: Matrix product states and projected entangled pair states, Ann. Phys. 349, 117 (2014).
- [13] P. Zanardi, C. Zalka, and L. Faoro, Entangling power of quantum evolutions, Phys. Rev. A 62, 030301(R) (2000).
- [14] C. Jonay, D. A. Huse, and A. Nahum, Coarse-grained dynamics of operator and state entanglement, arXiv:1803.00089.
- [15] J. van de Wetering, ZX-calculus for the working quantum computer scientist, arXiv:2012.13966.

- [16] A. Cowtan, W. Simmons, and R. Duncan, A generic compilation strategy for the unitary coupled cluster ansatz, arXiv:2007.10515.
- [17] R. Duncan, A. Kissinger, S. Perdrix, and J. van de Wetering, Graph-theoretic simplification of quantum circuits with the ZXcalculus, Quantum 4, 279 (2020).
- [18] A. Kissinger and J. van de Wetering, Reducing T-count with the ZX-calculus, Phys. Rev. A 102, 022406 (2020).
- [19] T. Peham, L. Burgholzer, and R. Wille, Equivalence checking of quantum circuits with the ZX-calculus, IEEE J. Emerging Sel. Top. Circuits Syst. 12, 662 (2022).
- [20] M. Backens, The ZX-calculus is complete for stabilizer quantum mechanics, New J. Phys. 16, 093021 (2014).
- [21] C. S. de Witt and V. Zamdzhiev, The ZX-calculus is incomplete for quantum mechanics, Electron. Proc. Theor. Comput. Sci. 172, 285 (2014).
- [22] A. Zulehner and R. Wille, Advanced simulation of quantum computations, IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 38, 848 (2019).
- [23] R. Wille, S. Hillmich, and L. Burgholzer, Tools for quantum computing based on decision diagrams, ACM Transactions Quantum Computing 3, 1 (2022).
- [24] R. Wille, S. Hillmich, and L. Burgholzer, Decision diagrams for quantum computing, in *Design Automation of Quantum Computers* (Springer International Publishing, Cham, 2023), pp. 1–23.
- [25] S.-I. Minato, Zero-suppressed BDDs for set manipulation in combinatorial problems, in *Design Automation Conference* (IEEE, 1993), pp. 272–277.
- [26] L. Burgholzer and R. Wille, Advanced equivalence checking for quantum circuits, IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 40, 1810 (2021).
- [27] A. Sander, I.-A. Florea, L. Burgholzer, and R. Wille, Stripping quantum decision diagrams of their identity, in *International Conference on Quantum Software* (IEEE Computer Society Press, Shenzhen, China, 2024), pp. 168–174.
- [28] X. Hong, M. Ying, Y. Feng, X. Zhou, and S. Li, Approximate equivalence checking of noisy quantum circuits, in *Design Automation Conference* (IEEE Press, San Francisco, 2021), pp. 637–642.
- [29] X. Hong, Y. Feng, S. Li, and M. Ying, Equivalence checking of dynamic quantum circuits, in *International Conference on Computer-Aided Design* (IEEE, San Diego, CA, 2022), pp. 1–8.
- [30] X. Hong, W.-J. Huang, W.-C. Chien, Y. Feng, M.-H. Hsieh, S. Li, and M. Ying, Equivalence checking of parameterised quantum circuits, arXiv:2404.18456.
- [31] J. Gray and S. Kourtis, Hyper-optimized tensor network contraction, Quantum 5, 410 (2021).
- [32] C. Huang, F. Zhang, M. Newman, J. Cai, X. Gao, Z. Tian, J. Wu, H. Xu, H. Yu, B. Yuan *et al.*, Classical simulation of quantum supremacy circuits, arXiv:2005.06787.
- [33] F. Pan and P. Zhang, Simulation of quantum circuits using the big-batch tensor network method, Phys. Rev. Lett. **128**, 030501 (2022).
- [34] M. Frías-Pérez and M. C. Bañuls, Light cone tensor network and time evolution, Phys. Rev. B 106, 115117 (2022).

- [35] A. Anand, L. B. Kristensen, F. Frohnert, S. Sim, and A. Aspuru-Guzik, Information flow in parameterized quantum circuits, Quantum Sci. Technol. 9, 035025 (2024).
- [36] O. Shehab, I. H. Kim, N. H. Nguyen, K. Landsman, C. H. Alderete, D. Zhu, C. Monroe, and N. M. Linke, Noise reduction using past causal cones in variational quantum algorithms, arXiv:1906.00476.
- [37] S.-J. Ran, E. Tirrito, C. Peng, X. Chen, L. Tagliacozzo, G. Su, and M. Lewenstein, *Tensor Network Contractions: Methods* and Applications to Quantum Many-Body Systems (Springer International Publishing, Cham, 2020).
- [38] C. R. Harris, K. J. Millman, S. J. van der Walt, R. Gommers, P. Virtanen, D. Cournapeau, E. Wieser, J. Taylor, S. Berg, N. J. Smith, R. Kern, M. Picus, S. Hoyer, M. H. van Kerkwijk, M. Brett, A. Haldane, J. F. del Río, M. Wiebe, P. Peterson, and P. Gérard-Marchant, Array programming with NumPy, Nature (London) 585, 357 (2020).
- [39] D. G. A. Smith and J. Gray, opt\_einsum a Python package for optimizing contraction order for einsum-like expressions, J. Open Source Software 3, 753 (2018).
- [40] R. Wille, L. Berent, T. Forster, J. Kunasaikaran, K. Mato, T. Peham, N. Quetschlich, D. Rovara, A. Sander, L. Schmid, D. Schonberger, Y. Stade, and L. Burgholzer, The MQT handbook: A summary of design automation tools and software for quantum computing, in *International Conference on Quantum Software* (IEEE, Shenzhen, China, 2024), pp. 1–8.
- [41] A. Sander, Yaqs: Yet another quantum simulator, https://github. com/cda-tum/mqt-yaqs.
- [42] A. Javadi-Abhari, M. Treinish, K. Krsulich, C. J. Wood, J. Lishman, J. Gacon, S. Martiel, P. D. Nation, L. S. Bishop, A. W. Cross, B. R. Johnson, and J. M. Gambetta, Quantum computing with qiskit, arXiv:2405.08810.
- [43] S. Sim, P. D. Johnson, and A. Aspuru-Guzik, Expressibility and entangling capability of parameterized quantum circuits for hybrid quantum-classical algorithms, Adv. Quantum Technol. 2, 1900070 (2019).
- [44] C. Huang, F. Zhang, M. Newman, X. Ni, D. Ding, J. Cai, X. Gao, T. Wang, F. Wu, G. Zhang, H.-S. Ku, Z. Tian, J. Wu, H. Xu, H. Yu, B. Yuan, M. Szegedy, Y. Shi, H.-H. Zhao, and C. Deng, Efficient parallelization of tensor network contraction for simulating quantum computation, Nat. Comput. Sci. 1, 578 (2021).
- [45] D. I. Lyakh, T. Nguyen, D. Claudino, E. Dumitrescu, and A. J. McCaskey, Exatn: Scalable GPU-accelerated high-performance processing of general tensor networks at exascale, Frontiers Appl. Math. Statistics 8, 838601 (2022).
- [46] H. Bayraktar, A. Charara, D. Clark, S. Cohen, T. Costa, Y.-L. L. Fang, Y. Gao, J. Guan, J. Gunnels, A. Haidar, A. Hehn, M. Hohnerbach, M. Jones, T. Lubowe, D. Lyakh, S. Morino, P. Springer, S. Stanwyck, I. Terentyev, and S. Varadhan, cuQuantum SDK: A high-performance library for accelerating quantum science, in *International Conference on Quantum Computing and Engineering* (IEEE, Bellevue, WA, 2023), pp. 1050–1061.
- [47] L. Vanderstraeten, J. Haegeman, and F. Verstraete, Tangentspace methods for uniform matrix product states, SciPost Phys. Lecture Notes 7 (2019).