MNT Bench: Library Description and File Format

Comprehensive guide to understanding the benchmark library structure, gate libraries, clocking schemes, and file naming conventions.

Gate Libraries

Benchmarks are provided for two different gate libraries:

Used for QCA circuits.

Click to view paper

Used for SiDB circuits.

Click to view paper

Up to five different clocking schemes are available:

Click to view paper

Click to view paper

Click to view paper

Click to view paper

Click to view paper

Not every benchmark is necessarily available for every possible configuration of the available options. For example, for large circuits, layouts using the USE clocking scheme have not been found yet.
Since the .zip file may be composed of numerous files (currently, we offer almost 1000 benchmark circuits), the following naming convention is used for the respective files:

Level	Filename	Example
Gate-Level	<benchmark_identifier>_<library>_<clocking_scheme>_<algorithm>_<optimized>_<input-ordered>_<cost_objective>.fgl	mux21_Bestagon_ROW_gold_Opt_Ord_crossings.fgl mux21_ONE_USE_NanoPlaceR_UnOpt_UnOrd_area.fgl
Best Gate-Level Layout	<benchmark_identifier>_<library>_BEST.fgl	mux21_ONE_BEST.fgl
Network Level	<benchmark_identifier>.v	mux21.v